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ABSTRACT 
The rapidly expanding fields of digital control and data signal processing require high 
performance compact arithmetic circuitry. In particular, the multiplication of large data 
words currently requires a network of calTy-save adders to perform the addition of sets of 
partial products. This method suffers with scalahility, particularly in the required die area 
and power required for carry-save adder trees. One possible solution is to take advantage 
of a compact design incorporating a high-radix signed number system. 
11lls thesis describes the design and implementation of a carry save adder cell for 
multi-valued logic VLSI. A four-valued system was chosen and the logic was analyzed and 
minimized using tllC HAMLET CAD tool [I]. SPICE was used to design and simulate the 
required behavior of the current-mode CMOS circuits. A VLSI test and cvaluation 
integrated circuit was implemented with MAGIC and fahricated through the MOSIS 
scrvice. The completed Ie was tested and evaluated using a specially designed binary-to­
multi-valued logic converter and decoder. Engineering modifcatiolls to the original 
cmrcnt-mode inverter cells used by IIA1ill..ET were made leading to significant power 
savings in a complete design. The fabricated device performed as predicted hy SPTCE 
simulation. Exhaustive functional testing produced correct steady-state output signals for 
all cascs of input loadings. Finally, we show HAMLET minimization heurisLics are not 
efficicnt in the design of adder cells by comparison with an alternative modulo 4 carry save 
adder cell in current-mode CMOS. 
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1. INTROUUCTION 
A. HISTORICAL PERSPECTIVE 
Circuits which implement binary logic can be characterized by the effect of the circuit 
itself on the signal or signals being processed. A restoring circuit is capable of interpreting 
logic signals and then generating an output which is very narrowly constrained to the given 
signal space. In logic func tion implementations in higher radix(r) systems, the signal space 
does not significantly increase, whereas the number of required logic level s represented 
within the signal space increases in r. Narrower signal logic bands within the circuit present 
grcater difficulty in maintaining functional integrity across cascaded non-restoring 
partitions within the circuit.[2] 
In the latter half of the 1970s, a great deal of interest in ternary logic devices was 
prevalent. The design approach was, and in many instances remains, implementation of 
ternary (or higher) radix logic using binary components. For example, in a ternary system, 
the physical medium must have three equiprobable states and the distances between the 
states must be equal, or very nearly so. The use of a C)'clic physical medium would allow 
optimal design of such a system_ Alas, quantifiable cyclic phenomenon is extremely rare in 
the fie ld of electronic devices. The approach then is to use the cyclic properties of binary 
circuits in such a way as to represent higher radices. In general, these circuits can be voltage 
mode or current mode. During this period various circuits were proposed using 
TTL(Transistor-Transistor Logic), ECL(Emitter-Coupled Logic), and CMOS.[3] 
By the end of the decade Current Mode Logic (CML) was regarded as a simple, 
compact solution for higher radix arithmetic circuits . Several test example devices of full 
adder circuits were designed and implemented in current-mode CMOS, mainly in modulo 
4_ Greater speed performance was achievable using high-speed EeL, but the Plimary goal 
was to reduce circuit size and thus reduce cost and power requirements for arithmetic 
devices operating on large data words_[4J 
In order to achieve greater speeds, GaAs :MESFET logic was becoming an important 
area of research for multi-valued circuits. Circuits which are general, ie., expandable to 
higher radices, and able to pcrform at low power with good noise margin performance are 
highly desirable. An approach presented by Tront [5] in 1979 included using JMESFETS in 
which the individual transistors on the device had varying pinch off voltages, at least one at 
each logic level desired. The difficulty with this approach is that Vp is a property which is 
only controlied at fabrication, either through channel thickness or doping concentrations. 
Even now, fabrication facilities have difficulty keeping threshold voltage within 500/0 of 
design tolerances. 
During thc late 1970s and into the 1980$, a great deal of work was done on multiple 
valued logic theory and modeling. as well as minimization techniques, but very few 
physical test devices were implemented. 1t is the explosion of progress in fabrication 
tedUJology that allows much tighter control of device intrinsic properties. In the early 
1980s Charge-Coupled Device logic became of interest. CCD implementation is in the 
category of charge-mode circuits. These circuits have many similarities with current-mode 
logic design, most significantly, the basic gate required for implementation is a COOlman 
storage well. The storage well acts as a kind of "logical accumulator", much in the same 
way current mode CMOS makes extensive usc of the "wired sum" to represent various 
signal levels. 
By the end of the 19808, current-mode CMOS was gaining in popularity for multi­
valued function implementations. First, integrated circuit process technology is the same 
for binary CMOS as well as current-mode CMOS. This allows for the integration of multi­
valued current-mode modules and binary logic circuits on the same VLSI device_ Utilizing 
bi-directional current-mcxle CMOS formed the basis for the first presented CAD tool for 
implementing multi-valued functions in VLSl. This CAD tool was developed largely at 
Naval Post Graduate School, and is called HAMLET. HAMLEr is a heuristics analyzer 
and CAD tool for multi-valued programmable logic arrays. In its current form, current 
mode CMOS is used exclusively for function implementation. The advantages are 
simplicity of dcsign and very inexpensive fabrication costs. In the future, it is envisioned 
that HAMLET will be capable of implementations in CCD logic, and possibly an 
implementation based upon rcsonant tunneling diode devices (RIDs) 
B. 	 CURRENT WORK 
In recent years, continued improvements in VLST fahlication processes have led to a 
renewed interest in current-mode CMOS high-radix arithmetic circuits. Of particular 
importance is the development of high speed compact multiplier circuits for the rapidly 
expanding fields of digital signal processing and digital control systems. Tn most modern 
high-speed ruithmetic units, multiplication of long data words is performed by 
simultaneously generating se ts of partial products and then summing them together with a 
network of carry save adders (CSAs) in an operation that is referrOO to as "row reduction." 
Although the network of CSAs lends itself very well to pipelining in high-speed processors, 
binary multipliers using the Wallace Tree [6J approach suffer from scalability problems 
Scalability difficulti es can be overcome hy utilizing a high-radix signed number system to 
significantly reduce the number of transistors and the die area required for large data-word 
arithmetic 
Presently, current-mode CMOS logic is not a suimhle solution for the generation of 
partial products in a large multiplier circuit. One alternative is to use binary CMOS circuits 
to implcment a modification of Booth's algorithml7Jl8j. However, the design of high-radix 
adders lends it~elf well to current"mode CMOS, primarily because of the wired sum[9] 
function. One of the key elements of the adder circuit is the threshold detector[!OJ. This 
particular circuit has, in the past, proved to be difficult to scale down to minimum VLSI 
implementation device si:z.es. With the vast and continuing improvements in CMOS 
fahrication processcs, this design problem can be minimized. Of rece;:nt interest is the 
development of alternative low-power high-speed threshold detector circuits slIch as those;: 
found in CML current-mode full adders[11J. 
In this thesis we demonstrate the design and implementation of a radix-4, carry-save 
adder cell fo r multi-valued VLSI, The adder receives current inputs X. Y, and CarrYIN 
generating the Sum and CarryOUT outputs. The CarrYlN input of the carry save adder 
accepts aU possible radix-4 inputs (0:3) so that it may be used as a three-to-two row 
reduction unit in the CSA adder network previously described. 
The first test IC was designed and implemented using the HAMLET cad tool for multi­
valued logic expressions. A second test Ie of the same radix. and function was designed and 
implemented without the assistance of the CAD tool" using a different technique which 
takes advantage of the symmetrical property of the addition logic_ The alternative design 
actually uses two radices, modulo-4 for input and output, and modulo-I2logic within the 
device 
C. MULTJPLE VALUED LOGIC ARITHMETIC 
Ai; previously mentioned. high-radix multiplication does not lend itself to current­
mode CMOS, and is therefore not discussed in this thesis . Before an adder can be designed 
in a high-radix system (greater than binary), we need a convenient way to express the logic 
combinations of the inputs. The expression which describes the sum function in any radix 
(Ll) 

This expression generates a set of product terms of the form 

(1.2) 
This notation translates as for an input at C of3, an input at X of 1,2, or 3, and an input 
at Y of 1, generate an output of 1. Thus, the sum function is the sununation of this set of 
product terms: 
SUM{J(C.x.Y.)J = ESUM, (1.3) 
\ I I I l< ~ 1 
In current mode CMOS, the distinction between levels of logic at the inputs is 
accomplished by a threshold detector. The output value for each term in the sum is realized 
by a current generator. To accomplish the required summation of the product terms, the 
outputs of thc current generators for cach product term arc physically "wired together", thus 
the notion of a "wired sum" in current mode CMOS multiple-valued VLSL in the 
following chapter we discuss the use of the CAD tool HAMLET and develop the equations 
and devicc modules for thc threshold detectors and current generators. 

II. DESIGN OF MODULO 4 ADDER CELL 
Described herein is the design ofa radix-4 carry save adder cell utilizing the CAD tool 
HA..\1LET. The ideal threshold detecton; and current generators are also derived. We show 
the result of HAMLET minimization heuristics on a set of product terms that fully 
describes the required sum and carry-out functions. 
A. 	 DESCRJPTION OF T1IRESHOLU DETECTORS AND CLRRENT 
GENERATORS 
At the core of the current-mode circuits required to implement an MVL expression is 
a CMOS inverter with a current input. 
Vout 
MO 
Figure 2.1: CMOS Inverter With CUITent Input 
[0 Figure 2.1, The nFET device MO operates in saturation because VDS = VGS and 
Vns > VT- Ignoring the Early voltage and bulk effects which are minimal, the saturation 
value of the drain current is given by: 
(2 1) 
where the process-dependent constant K can be determined by' 
12.2) 
Since the drain current let. is the input current, then the operating point at which the 
nMOS device MO becomes saturated is found by: 
Isw = C(Vsw - V()2(WfL) (2.3) 
ISW and Vsw refer to the "switching" current and switching voltage respectively 
When MO is saturated, the input voltage to the CMOS inverter stage is high, both the pMOS 
(MI) and the nMOS(M2) devices are in the saturation region such that: 
IDSp=-IDSn (24) 
IDSp = Kp(Vsw - VDS - Vtp)2 (2.5) 
IDSn = Ku(Vsw - vti (2.6) 
Since Kn = Kp on the same chip. solving equations 2.5 - 2.7 for switching voltage 
yields: 
Vsw = (VDS + Vtp + Vtn)/2 (2.7) 
As seen by equation 2.7 the switChing voltage is a function of the threshold voltages 
of the transistors Ml and M2, which is constant through the chip. Thus, the switching 
voltage of these inverters are constant on the same chip. With a constant switching voltage 
Vsw• the switching current Isw of equation 1.4 is strictly a function of transistor geometry 
(WfL). Therefore the inverter will generate a VOUT of 0 when the designed Isw is 
experienced at the drain of MO. In practice. we will use two inverter stages for a "sharper" 
transition at Vout.112][10] 
Figure 2.2: Transfer Characteristics for Current Input Single Stage and Two-Stage CMOS 
Inverters 
The basic cells used to implement the current mode logic consist of the current-input 
CMOS inverter with the output connected to a single nMOS or pMOS transistor (figure 
2.11). Since [he inverter output will produce YOu l'» threshold voltage ofM3, this circuit 
acts as a constant current source when the threshold current Isw is detected. The step-down 
generator produces a constant loot when the input current is Jess than the switching current, 
else O. The step-up generator has an output current lout :=0 unless the input current is 
greater than Isw. 





Figure 2.4: Step Up Function Generator 
Figure 2.5: Transfer Curves for Function Generators 
The column output generator is actually a step down function generator in which the 
geometry of the nMOS transistor M3 is proportioned to produce the desired output current 
for its term. The output currents from various step up and step down generators are 
connected to the input of the column generator, which in turn generales its output value 
only when the input current is 0 
10 
B. 	 HAMLET - A CAD TOOL FOR MVL DESIGN 
To realize a logic function in multi-valued log (MVL), a design method is required to 
develop the abstraction into a format on which CAD tools can perform heuristics. Unlike 
binary logic design, MVL of radix greater than 2 quickly becomes difficult to 
concepTUalize. For example, while a two-input NAND gate is readily described in binary 
logic, there is no "symbol" to functionally describe a two-input NAi'lD gate in a logic 
system of 6 variables. 
The MVL CAD tool HAMLET uses a sum-of'products (SOP) expression as formatted 
inputD. Since HAMLET will minimize the SOP expression, any valid SOP expression 
whieh completely describes the functionality of the design is sufficient. The SOP is derived 
from a mapping technique which resembles the familiar Karnaugh Map method. 
Let X = {Xj.xz •.... _"fn } be a set ofn variables in a logic system ofradix r, where xi takes 
on values from R = {O, I,2, . ..,r-l). The funetionftX ) can be fully described in the following 
example: 
X I 
1 ,{ "'\ 
2 1-­II~ .~ "",X2 ii;__.. -­1(2) 1// -{' 
•••.... 1 
.....;'" ,,;/ 
Figure 2.6. Example of a 2 Vanable 4 Valued FunctIon f(X) 
The groups in Figure 2.5 represent implicants of the function f(X) The SOP 
representation for this particular choice of implicants in the format for HAMLET would be 
the following: 
The single-bit adder has 3 inputs , namely, a carry in C j , 1st addcnd Xi, 2nd addend Yj , 
and 2 outputs, the sum Sj, and the carry out Co' Recalling for the fu ll adder: 
SUMlf(C;X;Y;) }:= Cj(XOR)X;.(XOR)Yj (2.9) 
By utilizing the mapping technique described earlier, the SUM function for the carry 
~ave adder in radix 4 can bl;': completely described by: 
Ca r ry = 0 Carry = I 
Xl Xl 
I .....2" 3 0 
.. 
I "~ 3 0 ~ 
X2 X2 
3 1 0 I ", 2 
rl .':Lo 
Carry = 2 Carry::: 3 
X l Xl 
," 
3 0 I • 2 
.....~ 
0 ~ ; 
X2 
f'i"I ", 3 0 
."2 3 0 I 
, 
Figure 2.7: Mapping for Carry Save Addl:f Sum Function in Radix 4 
X2 
12 
In ordcr for the expression to be accepted into the HAMLET toni, the mappings 
described above must first be translated into the following SOP expression 
TABLE 2.1: SOP Expression for Sum .Function 
13 
1n a similar fashion, the following mapping fu lly describes the carry out (Co) function· 
Ca rry = 0 
XI 
Carry = I 
XI 




















0 Ir; I I ~ "'"'i'" I I 
Carry =2 
XI 
Carry = 3 
XI 
Xl 










~ I 2 ~ 
Figure 2 .8: Mapping for Carry Save Adder Carry Out Function in Radix 4 
The translated SOP expression resulting from this mapping is: 
TABLE 2.2: SOP for Carry Function 
1'" xl(3,3) '" x2 (1,1) '" x3(O,O) + 1 '" xl(l,l) '" x2(1,1) '" x3(2,2) 
+ 1 '" x l(l,l) '" x2(3,3) '" x3(O,O) + 1 '" xl(O,3) 'I'- x2(2,3) '" x3(2,2) 
+ 1 '" xI(2,3) * x2(2,3) '" x3(O,O) + 1 '" xl(3,3) '" x2(3,3) * x3(2,2) 
+ 1 '" xl(3,3) '" x2(O,1) '" x3(1,l) + 1 '" xl(1,2) '" x2(O,I) '" x3(3,3) 
+ 1 * xl(2,2) '" x2(I,I ) '" x3(1,l) + I "'xl(O,O) "' x2(I,I)*x3(3,3) 
+ 1 '" xl(1,l) '" x2(2,2) * x3(1, I) + 1 '" xl(3,3) '" x2(O,3) '" x3(3,3) 
+ 1 '" x 1(0,1) * x2(3,3) '" x3(1,l) + 1 '" x l(O,3) '" x2(2,3) *' x3(3,3) 
+ 1 '" xl(2,3) '" x2(2,3) '" x3(1,1) + 1 '" xl (2,2) '" x2(3,3) * x3(3,3); 
+ 1 '" xl(2.3) '" x2(O,1) '" x3(2,2) 
C. 	 MINIMIZATION OF' LITERALS CSING HAMLET HEURISTICS 
Once the fIle containing the required SOP terms was input intO the HAMLET CAD 
tool, a report was generated which returned the original expression with matrices 
representing the mappings given above for the sum and carry functions. Two heuristic 
minimization techniques were chosen io minimize the terms required for this design_ The 
first was the Deuck&Miller and Proper&Annstrong heuristics[l]. This technique resulted 
in a reduction from 48 to 32 terms required for thc sum function, and from 17 10 15 terms 
required to realize thc carry function. Simulated Annealing minimization was also used, 
and HAMLET reported the same performance. In each case, the tool verifies each 
minimization by producing the mappings associated with each result. Copies of all 
HAMLET generated reports and a copy of the input data file are included in the appendix. 
Table 2.3 and Table 2.4 give the reduced SOP expressions returned by HAMLET which 
were utilized to implement the modulo-four adder. (Appendices A-C) 
The reduced SOP ex:pression generated by HAMLET for the sum function' 
TABLE 2.3: Reduced SOP for Sum Function 
I'" xl(3,3) '" x2(O,I)" x3(3,3) 
+ I .. xl(3,3)" x2(O,2)" x3(2,2) 
+ 2" xl(O,l) '" x2(O,O)" x3(2,2) 
+ I '" xIC2,3) '" x2(3,3) '" x3(O,O) 
+ I '" xICI,l)" x2(O,O)" x3(0,2) 
+ 2 '" xl(O,O) .. x2(2,2)" x3CI,I ) 
+ I '" xl(2,3) " x2(1,2)" x3(2,2) 
+ 1" xl(!,3) '" x2(3,3) '" x3(1,1) 
+ I '" xIC2,3) '" x2(0,I) '" x3(3,3) 
+ 3 '" xl(O,O) '" x2(l,l)"' x3(2,2) 
+ 3 '" xl(2,2) '" x2(2,2) '" x3(3,3) 
+ I '" xI(O, 1) '" x2(2,3) '" x3(3,3) 
+ 3 '" xl(3,3) .. x2(0,O)" x3(0,0) 
+ 3'" xl(2,2) '" x2eO,O)" x3(1,1) 
+! "" x l (O,O) '" x2(2,3) * x3(0,0) 
+ I * xIC2,3)" x2(2,3) '" x3(1,!) 
+ 1 .. xl(3,3)" x2(2,3)" x3(0,0) 
+ 3 '" xI(2,2) '" x2(1,l)"' x3(0,0) 
+ I"' xl(O,l) '" x2(3,3) '" x3(2,3) 
+ 2'" xl(O,O) .. x2(3,3) "' x3(O,O) 
+ I" xI(3,3)"' x2(3,3) * x3(3,3) 
+ 1 '" xl(3,3)" x2(1,3)."' x3(I,I) 
+ 3 '" xl(l,l)"' x2(2,2) '" x3(O,0) 
+ 1 '" x1( I,I)" x2(2,3)"' x3(2,3) 
+ 2 '" xl(2,2) .. x2(O,O) .. x3(0,O) 
+ 2"' xICI,I) '" x2(I,I)" x3(0,l) 
+ 3 '" xl(O,O) '" x2(0,0) '" x3(3,3) 
+ 3 '" xl(2,2)"' x2(3,3) '" x3(2,2) 
+ 1" xI(I,3) '" x2(1,l) '" x3(3,3) 
+ 1 '" x1(O,I) '" x2(O,I) '" x3(1,1) 
+ 1 .. x 1(0,0) '" x2CI,2) '" x3(O,l) 
+ 1 .. xI(2,3) " x2(2,2) '" x3(2,2); 
The reduced SOP expression for the calry function is: 

TABLE 2.4: Reduced SOP for Carry Function 

I .. xIC2,2)"' x2eO,I) "' x3(2,3) 
+ I '" xl(l,l) '" x2(2,2) '" x3( I,I) 
+ I '" xl (0,2) '" x2(2,2) '" x3(2,2) 
+ 1 '" xIC3,3) '" x2(1,3)" x3CO,0) 
+ 1 "' xl (0,0) '" x2( 1,3) '" x3(3,3) 
+ I '" xI(3,3)" x2(0,3)'" x3(1,3) 
+ I '" xl(2,2) '" x2(2,2) '" x3(0,1) 
+ 1 '" xl(!, l) '" x2(0,I) '" x3(3,3) 
+ I" xl(2,2) '" x2(1,I)" x3(1,I) 
+ l" xl eO,2)"' x2(3,3)" x3CI,2) 
+ I" xl(3,3)" x2(3,3)" x3(2,2) 
+ I '" xI(I,2) '" x2(3,3) .. x3(O,0) 
+ I .. xI(I,I)" x2(1, I) '" x3(2,2) 
+ I '" xI(1,3) '" x2C2,3) '" x3(3,3) 
+ I .. xI(2,2)" x2(3,3) '" x3(3,3); 
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Ill. IMPLEMENTATION 
A. CURREl\T-MODE CMOS LOGIC 
To implement the MVL expression, Current-Mode CMOS was utilized. in essence, 
different values of current correspond to the four different logic levels. A serious drawback 
to this implementation is that it requires current to be constantly flowing in tbe circuit. The 
logic levels and switching point.~ were designed as shown in figure 3. '. Currents arc shown 
above are in JlA 
20 60 100 
40 
r r 
Figure 3.1: Current Logic Levels 
To achieve these characteristics, three components are required. The step-up and step­
down generators supply the appropriate currents to the colwnn output generator[lOJ 
Together, these components form one mintenn of the logic equation. 
The column output generator outputs a current of predetermined value if there is no 
current flow at its inpu\. This input is the wired-OR of the step-up and step-down 
generators. The predetermined value will be one of the designed logic levels. Trus value is 
set by thc gate dimensions of the output transistor. Note that the column output generator 
is insensitive to the valuc of the input current when it is present, i.e. it does not produce an 
output if the input is not zero. There is one column output generator per minterm. 
It is the job of the step-up and step-down generators to produce zero current when an 
output current is desired for that term. The step-down generator cuts off the output when 
the input rises above the desired threshold values. These threshold values correspond to the 
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switching points for the desired logic level and are set by the gate dimensions of the input 
transistor. Typically, there is a step-up and step-down generator for each input 
Figure 2.3 illustrates the use of two inverter stages between the sensing transistor of 
the threshold detector and the output transistor for each component. Unfortunately, both 
stages arc required in order to produce accurate and sharp transitions at the appropriate 
logic current levels of input. The consequence of this design is the added propagation delay 
incurred across two inverters, as well as an increase in the number of transistors and the 
power of the device as a whole 
B. 	 LIMITATIONS OF THE PRESENT CAD TOOL - HAMLET 
During the implementation phase of the radix-4 adder, certain limiting fearures of 
HAMLET were discovered andre-engineered using the current MOSIS 2.0 micron design 
rules 
J. HAMLET's PLA Generator Module 
A program created by Kofl 0] in support of the HAMLET project generates a PLA in 
current mode CMOS when given an MYL SOP expression. The resulting PLA conforms 
to MOSIS design rules. When originally designed, this module could be run on ISIS 
graphics workstations or a Y AX. Currently, there is no operating version of this tool 
available for use on any modern graphical workstation available at NPS. However, the 
individual cells can still be assembled by hand. and a custom layout vice a generated PLA 
was created for this device. 
2. Power Consumption 
In the present iool, the step-up function generator modules are designed to produce 
output currents in the range of 150uA to 180uA. Likewise, the step-down function 
generators produce output currents of approxllnately 240uA. However, these outputs only 
functiou as input to column generators. which have a switching threshold of approximately 
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20uA. Thus, internally, the switching currents produced by a device implemented using 
these cells tend to consume more power than nece~sary 
3. Scalability 
In order for a large number of terms to function correctly. a high degree of accuracy is 
required in the individual cells. Column generators must produce output currents that are 
very nearly the ideal logic values, or small errors will tend to compound quickly as terms 
are connected for the wired sum function. Aho, the switching cUlTent levels of the 
threshold detectors in the step-up and step down generators should ideally "split" the ideal 
Jogic values for maximum effectiveness against introduced errors. As can be readily seen 
by figures 4.2-4.4 of [10], the original pIa generator tool suffered from both inaccuracies in 
the output generator as well as at the inputs to the threshold detectors. For example, if the 
outputs from two column generators are wired together, and each is designed to produce a 
logic 1, the wired sum would be approximately l lOuA, a logic 2. However, the step-up 
function generator reports detection of a logic 3 input beginning at 110uA. Thus, if this 
wired sum was to be used as an input to another term which included the Step-up 3 function, 
an error would occur. Similar examples can be contrived for the step down function cells. 
C. 	 ENGINEERING 1\1ODJFICATIONS TO STEP-UP, STEP-DOW:'IJ, A:'IJD 
COLUMN GENERATOR CI<:LLS 
[n order to improve the implementation of the MVL expression design, several 
engineering changes were made to the basic cells used by HAMLET and implemented in a 
custom layout of the final device. 
1. Transistor Siling 
Using new MOSIS design rules, minimum wire width is reduced from 4~m to 2iJ.Il1 
with a ). of 1.0~m. This allows more precise control of threshold detector values and 
column output generator current levels 
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2. Improved Logic VaJues and Switching Thresholds 
In order to reduce power requirements for this design and improve noise margin 
performance. the logic value thresholds and the ideal current values produced by the step-
up and step-down generators were redesigned as follows: 
TABLE 3.1: New Logic and Threshold Current Values 
Original HAMLET Design Values: 
Logic Step Down Idoal Current Step Up 
Values Generator Current Generator Generator 
0 O~A O~A 1O~ 
1 20~ 50~ 58~ 60~ 
2 80~ lOOIlA l00~ 1101lA 
3 130~ 150llA 1361lA not defined 
New Design Values: 
0 O~A O~ 20~ 
[ 20~ 40~ 40~ 60~ 
2 60~ 80~ 80~ lOO~ 
3 [OO~ 1201lA l20IlA 150llA 
A substantial power savings was alsorea1ized by reducing the current output from the 
step up and step down cells. The column output generators require much less current for 
switching purposes than in the original HA1YtLET design. Table 3.2 summarizes the 
redesign of the step up/down generator output current levels. 
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TABLE 3.2: New Step Lip and Step Down Generator Output Current Design 
Output Currents From Step Up/Down Generators: 
Step Up Step Dnwn 
Generator Generator 
Original Cells 180llA 240IlA 
New Cell Design 70llA 
3. Simulation of New Cells 
The individual circuits were implemented using MAGIC and thenextcacted to SPICE 
for simulation and analysis. Because of the nature of multi-valued logic, the nonnal 
definition of noise margin does not apply. For this circuit, the noise margin can be defined 
as tht: difference between the output logic level and the input switching thresholds of the 
next gate. The optimum noise margin can be achieved only by centering the output logic 
value between its associated switching thresholds. These nominal CUiTent values have been 
achieved within 2uA . 
The timing delays and power consumption of the various components are detai led 
below. 




Generator Output Generator 
T/ns) 4.19 1.43 1.23 
Tr(ns) 2.04 3.12 1.51 
Tpl.lI(ns) 11.48 4.29 2.16 
TpHdns) 2.74 9.6 1 5.69 
PSTATIC(mW) l.78(H)/ 1.07 0.42(H)/ 
O.OL O.Sl(Ll 
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TABLE 3.3: Timing and Power Simulation of Cells 
Culumn 




PLH(peak)(m W) 1.78 1.34 0.87 J 
PUL(peaklmW) 1.78 2.25 1.60 J 
The power dissipation for this circuit appears to be fairly high . This is expected 
because the propcr operation oftbis type of multi·valued logic circuit requires continuous 
current flow at djfferent levels to achieve the desired results. Unlike conventional CMOS 
logic, the static power djssipation is much greater than the transistor leakage current. 
4. Simulation of a Combined Mintemlusing the New Cells 
The components were combined to yield a fairly typical minterm for analysis. The 
minterm chosen was: 
3 X(2,2) Y(3,3) C(2,2) (31) 
TIlls t<::rm was implem<::nted in MAGIC and extracted to SPICE for simulation and 
analysis . The results are compiled in the following table· 










As expected, the ris<:: and fall times are fairly close and reflect the contribution of the 
column output generator. Th<:: propagation delays ar<:: a result of the series connection of the 
step gen<::rators and the column output gcnerator. In this configuration, there are a total of 
4 CMOS illvn!er swges that ,) slgnnl nHlst prop~gJ t e th rough prior to the ge ne r ~tclr QUIP el! 
tl"il!lsi st or. The power results ~re expened ~nd refk ct the affect of cho03ing a currem -Illode 
CMOS illlplementJ tlO11. Ti1 ~ ;,tatie power di,;sira tioll is fa ir ly ,>ignikmlt . while tIll: 
dynamic power is of lllud110wer value. T·nfort ulla(ely . these will arid to the stat ic figw e 
(krill g: log ic trJnsi tlOllS Jnd result in a substJ nti]1 power tr:lllSlent. (Append:ces D-G) 
n. CIRC UIT LA YOUT 
The circui t was b id Out us ing MAGIC fo:- a MOSIS 2.0 micwn pmcess. l: sing n-well 
proce,s da t ~ f rom Orbit fn l) ric~ tion LlC"tl it y 
I. Basic !loor plan 
fhe bn" ic noO!" r lan of the chip C01Ei,IS of 2 ' -[owers" wired toge! her at the output to 
realize the t nlllCrl:el~ "lIl] function. C\ s iug!e towe r fo, the ("(In-y out fUllct ion. rind J set o t­
CU ITC 1:t mInors :0 replicate the inputs tilat are required fo r e,lch term The cdl 3 input 
~[l(i 2 Ol.:lput pad> . as wd/ as sep arate power and ground inpu!s for tbe c,1~m fu un ioll t:::>wers 
(2), carry function. ar.d current mirror cell, respectively . The 5:101 omput i) cOlllposed of 47 
lllinte~m5, while the C~ln")' i s l"Omp05ed 17 l1l ill!en us. The find laYOcl! fo r thi s device is 
shown in fig ure 3.2 . 
Pigure 3.: : fi nal Layoll! of Design 

2. Input Current Mirror Design and Layout 
Each of these terms, in general, requires all three input CUTTent signals. A current 
mirror was designed to provide for these input requirement~_ We centered the current 
replicator design at SOuA because of the nonlinear nature of the current mirror circuit with 
a varying current reference . This results in less than a lOllA deviation from the desired 
CWTent at the other logic levels 
Figure 3.3: Current Mirror Response 
3. von and Ground Rail Considerations 
Power consumption was also a major design consideration, as discussed earlier. Care 
must be exercised to ensure that the circuit will not fail due to electromigration problems 
associated with excess current within the interconnect network. In addition, to separate 
power and ground rails for each tower and the current mirror unit, metal 2 was used which 
has a nominal rating of 1 mAAlm of width. AJ; can be observed in the power plot of Figure 
3.4, at no point does the current excecd 30mA on any rail. These measurements were 
recorded during the functional test (Figure 3.5) These values are relatively high, but do not 




~ _ 0.005 
B ­ 0.01 
-O-030'------c'~-__c_--7_,~--,., o__-__cc~-_cc_-~ 
TIME (SEC) X 10""" 
Figure 3.4: Current Measurements at VDD and Ground Rails 
Finally. there are transients in the output due to the nature of the circuit. The various 
minterms turn "on" and "off" at different times depending on the current levels at their 
inputs. This results in transients while the circuit is stabilizing between input changes 
Provided the transients do not exceed power ratings (as previously shown) and the output 
is sampled once it has stabilized, these hazards will not affect the circuit operation. The 
time delay for transients to subside can be included in the delay of the adder. 
4. Simulation of Completed Chip Design 
A series of square current waveforms were applied at each input in order to simulate 
all combinations possible- The SPICE model produced output showing the correct counting 
sequence at tb.e output nodes for all input combinations. 
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SdV'l'v' u11 N3't::J't::Jn:J SdVII'v' UI lN3't::J't::Jn:J 
Figure 3.5: Complete F\lIlCtio ~l!1 l Te~t 
Power and [r~jhlellt models obtained frolll SPICE are included in thc results chapter 
for comparison with measured alld observed values 

IV. TESTl'lG AND EVALUA TlON OF MULTI·VALUED LOGIC 
(MOD4) CARRY SA VE ADDER 
111is section summarizes the perfonnance characteristics and functionality of the 
multiple-valued logic (modulo four) carry save adder designed and implemented in current 
mode CMOS. A total of 15 devices were returned from fabrication, 12 of which were 
mounted in appropriate packages. Four devices from the lot were completely tested (dev] 
- dev4) . In order to readily test these devices, II cllstom testbench was designed and 
constructed. 
A. DESIGN OF MonULO FOUR 'fESTBENCH 
1. Hinary-ta-Ideal Current Source COR\'ersion 
It is desirable to have a method for converting binary digits to current levels as 
required by the inputs to the full adder. Conversely, II convenient method for measwing the 
sum and carry out is also necessary_ Each of the three inputs, X, Y, and Carry in are driven 
by the following circuit: 
Figure 4.1 : Testbench Input Circuitry 
" Iiow1ard VCI\, 
lbe D/A converter stage is conn-oUed by two dip switches which select between Vref 
and open-circuit, The use of dip switches is dependent on the ability of the op-amp to 
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produce a virtual ground at the inverting terminal, and the input resistance of the op-amp 
being significantly greater than R (SOk.Q). The output of the D/A converter is connected to 
the Vin node of a Howland voltage-controlled current source.[23] The HowJandcircuil was 
chosen because the output current is nearly ideal over a wide range of loading. This is 
required because the current-sensing transistors in the threshold detectors will have a 
variable res istance as they switch in and oul of saturation. 
2. Current Decoding at Outputs 
The output circuitry has three stages, a current-controlled voltage source (ICYS), a 
series of voltage comparators, and a digital logic LED display circuit. The output circuit is 
specifically designed to detect the proper switching thresholds designed into the modulo 
four adder. The output circuitry is shown in figure 4.2. 
Figure 4.2: Testbench Output Circuitry 
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It should be noted that this testbench is useful for functional testing and transient 
analysis. For transient testing, the dip switch input is changed to a clocked voltage 
waveform from a function generator. 
8. SUMMARY OF TEST RESULTS 
1. Static Power Tests 
Static power test results for no-load and full-load conditions wert: found to be slightly 
higher than those obtaincd from SPICE simulation of the layout. As previously mentioned, 
VDD and Ground inputs were provided for each of the major components of the device. 
This allowed static power testing of each component individually.The following table 
shows the power consumption of the major components of the third device in the test lot: 
TABLE 4.1: Component Static Power 
Design No Measured 
Load No Load 
Sum (right tower) 2.93mA 3.12mA 
Sum (left tower) 2.88mA 3.02mA 
Carry out tower 2.95mA 3.23mA 
Current mirror O.OmA 
Pad ring O.OmA 
Thc four test devices were measured under no load conditions (all inputs set to OuA). 
As VDD was ramped from 0 to 5.Ov, the power supply cuurent was recorded. The static 
power consumption was calculated by finding an average current for the four devices and 




The resulting average static power under no load conditions is plotted as a function of 
VOO in Figure 4 .5 
The design power consumption model was obtained using SPICE for no-load 
conditions and VOO was once again ramped from 0 to 5.Ov. and the current through the 
power supply was obtained. The average static power under no-load conditions was 
calculated as previously described: 
Figure 4.3: Measured and SPICE Simulation of No Load Static Power Consumption 
For full load testing, all inputs were held high (120IlA each) and VOO was set to 5.Ov 
Once again, the power supply current was recorded for each test device. The measured 
values are shown compared with the full power simulation obtained from the SP1CE model 
in Table 4.2 
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TARLE 4.2: Full Power Mcasurcmcnt~ 
l\"lVL_adder Fab ID: Spice J\.lodel 
N46EFFl (VDD set 5.0v) 
Measured Calculated VDD VDD 
Current Power Current Power 
Device 1 705mA 352.5mW 
Device 2 69.3mA 34G.5mW 66rnA 330mW 
Device 3 70.2mA 351.OmW 
Device 4 69.3mA 3465mW 
The highest current level at the outputs occurs when the sum output transitions from a 
logic 2 to a logic 3, and vice versa. The me~ured value was determined by using a ramped 
current input from 0 to 150llA and observing the tran~itions at the sum terminal. A transient 
current spike of 1951lA was recorded . This effect was seen for transitions in both directions 
This transient result correlates with the SPICE model which ~howed similar transients of 
1951lA for these transitions(Appendix L). This result translates into a peak power rating for 
the device of 353.63mW, assuming all three inputs experience a simultaneous transition 
from logic 2 to logic 3 
2. Functional Testing 
Steady-state functional value.<; for output currents were within 1.5% of desi&n. and 
most were found to be significantly less than 1.00/0. Exhaustive functional logic testing was 
conducted (64 input combinations), and no deviation from predicted output value~ was 
observed in steady-state. The following tab le is a sample set from the input test on devl. 
Shown are the design output values from the SPICE model vs. actual measured currents 
observed on the testbench 
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fABLE 4.3: Functional Test ror Device 1 
Sum Output Carry Output 
design design
rxin, Yin, Cin} measured measured(rnA) (rnA) 
[1,1,0} 80 82.2 0 0 
[2,1,0} 120 119.3 0 0 
[1,3,0] 0 0 40 41.3 
[2,0,1] 120 119.7 0 0 
[2,1,2} 40 41.2 40 40.3 
[3,0,1] 0 0 40 40.9 
[3,2,1] 80 80.9 40 40.0 
[0,3,2] 40 40.3 40 40.3 
[3,3,2] 0 0 80 79.2 
[0,2,2] 0 0 40 40.2 
3. Transient Analysis 
A transient analysis was conducted. However, due to the very small cl.lITents being 
measured, accurate rise/fall times and propagation delays were difficult to obtain. The 
device was found to be able to maintain correct functionality at clocking rates of up to 
600Khz, at a power supply voltage of S.Ov. In order to measme the output response of the 
adder, the sum and carry out nodes were connected through a lKohm resistor to ground. 
This leads to elTors due to theinn-oduction of additional resistive loading on the overaliRC 
delay in the circuit. The longest delay times were observed in the sum circuit. When 
switching between logic level 0 and 3, (OflA and 120~A respectively) the sum circuit was 
found capable of clock fates not greater than approximately 500Khz. The measured values 
were determined from the scope displays as seen in appendix K. 
32 
I 
Design delays were predicted using the ex:tracted SPICE model of the adder 
Customized puls ed current wavefonns were provided to the input nodes. The output 
waveforms for the sum and carry out were obtained with a lKolun resistive load. This was 
done in order to gain a quantitative result which could be oompared to the measured values 
Measured and simulated delays are given in Table 4.4 
TABLE 4.4: Propagation Delay 
Sum 0->3->0 Cany 0->1->0 
measured I SPICE measured SPICE 

t, 280nS 600S 223nS IOnS
I 
254n5 liOnS 215nS IOnSI 

\u " 135n5 I 90n5 170nS 120nS 

120n5 55nS 73n5 40nS1
"" 
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8x to - Tim.. x 10-· 
Figure 4.4: SPICE Model Propagation Delay for Sum and Cany Out 
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4, Results Disnlssion 
Steady-state functional operation conformed very closely to design and simulation 
Output currents were on average within I percent of ideal operation for Vdd set to 5.Ov. 
This is important due to the fact that these devices are designed to operate in both parallel 
(carry save) and serial (ripple) adder configurations. Static power consumption for no load, 
full load, and peak power were very close to design values. 
The timing measurements were difficult to obtain. The output currents were converted 
to voltage signals across a lKohm resistor, inherently increasing propagation delays, 
especially rise/fall times. Measured propagation delays fell between a low of 2 and high of 
20 times larger than the simulated values . In this case, the measured values are open to a 
certain degree of speculation for accuracy. Attempts to use smaller resistances failed to 
produce a voltage signal strong enough to be distinguishable from background noise. With 
such small measurable signals, the inherent capacitance in the testing boards and 
connections proved to be significant. 
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V. CONCLUSIONS 
HAMLET was successfully utilized in the design phase of a radix-4 adder cell. 
:Minimization heuristics correctly produced a set of sum-af-product e;o;pressions for the sum 
and the carry out function, which, when implemented and tested, correctly computed the 
desired functions. 
A. HAMLET RECOMMENDATIONS 
The following recommended actions are applicable to the HAMLET module mvlI 
which generates a pia representation of a multiple-valued logic expression. 
1. Port to an X-Windows Application 
The original versions of nl\'l1 were platform specific, i.e., written specifically to 
operate only on ISIS and VAX workstations. A working version of this program is required 
in order to effect further upgrades. Since .MAGIC is an X-Windows application, the pIa 
generator needs to incorporate the appropriate coordinate-free libraries <-cO files) that 
contain the drawing commands used in the versions of MAGIC which are currently being 
utilized. 
2. Design ofCurrcnt-Mude Logic Ce1ls 
As the MOSIS design rules change, and as more precise fabrication processes are 
made available for these devices to be implemented, the basic current-mode cells used by 
mvll (step up/down and column generators) need to be redesigned for better noise margin 
and propagation delay performance. Smaller resolution implementation of logic values 
results in less power consumption, or, the capability to design and implement higher radix 
devices 
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n. 	 AI\' ALTERNATIVEDESIGN FOR A RADIX-4 ADDER CELL IN 
CURRENT-MODE CMOS 
As a reference for comparison purposes, a current mode CMOS radix 4 carry save 
adder was designed and implemented without use of the cad tool HAMLET. The goal of 
this custom design was to produce and implement a device which could then be compared 
to that which was created using HAMLET. 
1. A Dif£erent Approach 
In attempting to design the same radix-4 adder 011 a smaller device, the fact that an 
adder is a symmetric runclion can be taken advantage of. Recall that the value of a binary 
symmetric function depends only on the lotal number of inputs which are 1. TItis same 
principle applies to multiple-valued functions as well. In the current-mode adder, for 
example, both the sum and the carry functions can be determined solely on the wired sum 
of all inputs. 
Determining the output function values based upon the wired sum of the inputs has 
several advantages. Foremost, the complexity of the logic implementation is greatly 
reduced. In the case of the adder, for example, instead of requiring the replication of all 
three inputs, there is now only a single input to the column generator terms. Furthermore, 
the terms themselves contain at most one step-up and one step-down generator, vice up to 
6 required generators when using all 3 inputs in one term 
To accomplish this, the method is to use a hierarchical radix model for the realization 
of the function . A lower radix is experienced at the input and output nodes of the device. 
However, inside the device, the circuit uses a system in which the radix is detelmined by 
the wired sum of the inputs, as given by equation 5.1 
(5 .1) 
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However this method requires current replication over a much greater range of values 
than incurred by the original radix of the inputs. To alleviate this difficulty, a current-input 
complementary pass gate is designed to switch the wired input signal to specific modules 
in the circuit. The threshold detector causes a logic signal which diverts the total current 
signal into completely one of two paths . In the adder design, this reduces the number of 
column generator terms even further. For the sum function, if the wired input sum is in the 
range (0:3), the complementary pass gate logic diverts the summed input cUTTents directly 
to the sum function output terminal, with no other switching logic required since there is 
no need to process any carry logic prior to the wired input sum of logic 4. 
To Sum Output (0:3) To Sum 8. Carry Logics (4:9) 
Figure 5. 1: CUTTent Input Complementary Pass Gate 
J7 

Figure 5.2: Block Diagram ot'New 'Modulo J. Actder 
The finnl de sign contains far fewer transistors than the previous device.Dle die , ile ot" 

the ~dder designed with HAMLET measureci 5.5 X 1.5 mm . compared with the die layOut 

of the alternative design whil'h is MOSlS standarct Si l e Ti ny lllen5Ilri I P~: 2.12 X 2.2511HI1 

As CMI oe seen ill figure 5.3. the tiny size cie contains four complete ract ix 4 adders, and 

easily has eno Llgh mO IH to accowmolinte up to 6 

FI!~ure 5.3: Chip LlyOllt of Altem,l tive Cesip 

2. Simulation of AJternative Design 
The flllallayou! of the new device was exttacted from MAGIC into a SPICE model 
and simulated. The same functional test inputs were applied to the input nodes as those used 
for the HAMLET design. All input combinations demonstrated correct function results for 
the adder. 
The static full power analysis illustrated the benefit of both fewer terms and lower 
ideal current logic values. A single adder cell on this chip consumes only l2.2mW vice the 
330mW of the HAMLET design. Similar results were encountered for a no load test. This 
power savings, however, is realized al the expense of further degradation in ttansient 
performance. A transient analysis was conducted on the device layout using the SPICE 
model. Once again, the input functions used were the same as used for the previous design. 
Figure 5.4: Transient Analysis of Alternate Design 
Figure 5.4 shows rise/fall and propagation delay on the same order as the previous 
des ign. This is due to two factors. By halving the current values used to realize this 
function, this layout is most susceptible to RC delay of the interconnect network. The other 
contributing factor is that conservative metal 1 and metal 2 widths were used in order to 
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ensure safety during testing and operation. An inexpensive venture to begin to alleviate the 
propagation delay would be to simply return to the layout and re-draw the interconnect 
more aggressively, with emphasis on minimum width wire and routing distances. 
3. Conclusions of Alternative Design Method 
The new design accomplished the same function with a total of 7 column generator 
terms as opposed to the 47 required by the SOP expressions generated by HAMLET. In 
addition, each of the 7 terms in the new design has at most 2 threshold detector cells vice 
the 6 needed in some column generator terms of the previous device. With fewer 
rransistors, the device itself requires much less space to layout, on the average about a 
single order of magnitude smaller than the first chip. The smaller design, as expected, also 
used about an order of magnitude less power under full load. The alternate design did not 
help the slow transient performance of the modulo four adder design in current-mode 
CMOS 
C. RECOMMENDATIONS FOR FURTHER STUDY 
I. Charged-Coupled Device (CCD) Logics 
A programmable logic array implementation using CCDs is an appropnate 
evolutionary step for the HAMLET project. CCDs have been found to be useful in the 
design of memory units . Hitachi has implemented a 16 valued memory. Although multiple 
valued logic CCD is slower than CMOS, it is much more dense. The use of MVL CCDs 
can increase storage capacity significantly, perhaps replacing the diskr201. 
2. Resonant-Tunneling Diodes (R TD) Logics 
Quantum resonant tunneling devices offer the highest speed performance for multi 
valued logic implementation to date. At present. RIDs exist primarily as discrete devices, 
hence, RTD VLSI implementation and modeling is in the future. RIDs will produce 
extremely simple and high speed NO and D/A converters which are also a significant part 
of the MVL VLSI implementation problem 
40 
3. Hierarchical MVL Design for Symmetric Functions 
A generalized form al discussion of the use of multiple radices (at least two) in the 
implementation of a totally symmetr ic multiple valued logic function is desirable. One 
possible approach is to consider the shortest path problem which arises in graph theory. In 
a dense graph of many nodes. a guaranteed shortest path solution algorithm, whether 
breadth first or depth flrst, rapidly becomes exceedingly expensive as the graph scales 
However, if a single large graph (flat topology) is carved into a network of subgraphs 
(hierarchical topology) the shortest path computation is greatly reduced. 
lbis is similar to the two-radix approach of the second design. The input radix (mod 
4) is immediately converted to mod 10 (upper level hierarchy) . The function value is 
computed in base 10, and then the result is converted to mod 4 by the column output 
generators. An interesting result would be to compute the power and transistor budget 
savings using this method 
4. Modulo 16 (hexadecimal) Current Mode CMOS Full Adder Cell 

Using the same basic components as in the latter mod 4 adder design described above, 

it is possible w construct a radix 16 full adder cell with approximately the same die area 
and power consumption. Such a cell is currently being investigated using as little as 1Of1A 
for each logic levcl. In the near future the MOSIS design ruiescurrently in effect will allow 
sub-micron design and layout. lbis will greatly enhance the ability to implement the 
required threshold detectors for such a small proposed signal space. As in the previous 
modulo 4 adder cell, a current-sensing complementary n'ansmission gate passes the first 15 
levels of logic signal directly to the sum terminal, without further circult interaction. For 
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APPENDIX 
A. HAMLET REPORT - ORIGINAL SOP EXPRESSION 
VeriflCaliolloforiginaiupressioo 
19 february 1994 
# mvlc·M mvl3ulLadder 
4:J 
+ 1 *xj(l.l)"x2(0.0)* x3(0.0) 

+2 *xI(2.2) * x2(0.0) * x3(0.0) 

+J *xl(3,J) * x2(0,0) * x3(0.0) 

+ 1 "'xl(O.O)*x1(I.i)*xJ(O,O) 

+2 "xl(l.1) *x20 .1) ~xJ(O,O) 

+J *xl(2.2) * x2(l.\) * xJ(O.O) 

+2 * x 1(0,0) *x2(2.2)·xJ(0.0) 





+3 *xl(O.O) * x2(l3) ~x3(0.0) 

+ 1 * x1(2.2)*x2(3,J)*x3(O,O) 

+2 * xl(3,J) * x2(3,)*x3(O,O) 

+ 1 * xl(O.O)*x2(o.o)*x3(1.1) 

+2 *xl(1.i) *x2(0.0) *x3(1.1) 

+3 • x 1(2.2) *x2{O.0) *x3( L i) 

+2 * xl(O.O)* x2(l.i)* x3(1.l) 

+3 *xl(l .t) * x1(l.l) *xJ(I.1) 





+ 1 * xI(2.2)* x2(2,2) ""x3(1.n 

+2 * x 1(3')* x2(2.2) * x3(l. I) 

+ 1 * xl(l.I)*x2(3')*x3(l.I) 

+2 *xl(2.2) * x2(3.3)· x3(1.1) 

+3 *xI(3,J) *x2(3J) *xJ(I.I) 

+2 • xI(O.O)*x2(0.0) * x3(2.2) 

+3 *xl(i.l) * x2(0.0) * x3(2.2) 

+ I * xl(3,J)* x2(O,O)* x3(2.2) 
+ 3 * x 1(0.0) *x2(I,i) *x3(2,2) 
+ 1 * xl(2,2) *x2(l.1) *xJ(2.2) 

+2 *xl(J,J)* x2(1.i)* x3(2.2) 

+ I *xl(l.l) * x2(2.2) * x3(2.2) 
+ 2 * x 1(2.2) *x2(2.2) *x3(2.2) 

+3 *xl(3.3)* x2(2.2) "- x3(2.2) 





+3 * xl(2,2) * x2(3,J) ""x3(2.2) 

+3 * x](O,O)* x2(0,0)* x3(3.3) 

+1 * x1(2,2) * x2(0.0)· x3(3,J) 

+2 * xl(3,) * x2(0.0)"x3(D) 

+1 *xl(I,1) * x2(1.1) * x3(3') 

+ 2 * xl(2,2) *x2(l,1) * x3(3,J) 

+3 * xl(3,3)*x2(I ,I)*x3(3.3) 
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+ l*xl(O.O) *x2(2.2)*x3{3,J) 

+2 * xl(I.I)* x2(2.2)* x3(3.3) 

+3 *xl(22) *x2(2.2)*x3(3,J) 

+2 *xl(O.O) * x2(3.3) * x3(3.3) 

+3 *xJ(1.0 *x2(3,J)*x3(3.3) 

+1 * xl(3,J)*x2(3,J)*x3(3.3); 

o 1 2 3. 
1 2 3.0 
2 3.0 1 
3.012 
1 2 3.0 
2 3.0 1 

lO I 2 

o I 2 3. 





1 2 3.0 
3.012 




+1 *xIO.3) * x2(J.J) * x3(Q.0) 
+1 * xJ(U) * x2(3.3)*x3(0.0) 
+1 * xl(2.3)* x2(2.3)* x3(o.O) 
+ j*xI(3.3) * x2(0.1)*x3(J.1) 

+1 * xl(2.2)* x2(1,1)*x3(J.\) 

+ 1 *x\(\.l) *x2(2.2) *x3(l,I) 
+ 1 * xJ(O.I)* x2(3.3)*x3(1.1) 
+ I * x 1(2.3) *x2(2J) *x3(1.1) 
+ 1 *xI(2,J)* x2(0.1)* x3(2.2) 
+ I * x1(\.O * x2(l ,J) *x3(22) 
+ 1 *xl(OJ) * x2{2J) * x3(2,2) 
+ I *xI(3,J) * x2(3J) * x3{22) 
+ I * xl(1,2)* x2{0.1)* xJ(3J) 
+ I * xl(O.O) * x2(U) * x3(3J) 

+1 * xI(3J) " x2{OJ)*x3(3J) 

+ 1 *xl(OJ) *x2(2J)*x3(3J) 

+1 * xl(2.2)"x2(3.3)*x3{l3); 

o 0 0 0 
o 0 0 1 
o 0 1 1 
o 1 1 I 
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u 0 0 I 

o 0 I 1 

11 I I 

o U 1 1 





1 I 1 2 








B. HAMLET REPORT - DEUCK & MILER MINIMIZA nON 
minimization of SOPCXpressiOOllSing DellCk&MilIcr 

and Proper&Armstroog heuristics. 

19 february 1994 

# mvlc HG E 0.01 mvUulCadder 

lbe resulting expression is: 
4:3: 

+2" x1(3,3)" x2(2,2) *x30.2) 

+ 3" xl(O.O) .. x2(2.2)" x3(1.l) 
+ I" xl(3.3)" x2(O,2) *x3(2.2) 
+ 3 .. x 1(0.0) .. x2(3.3) " x3(0,0) 
+ 1" x1(2.3) "x2(IJ) *x3(2.3) 
+ 1 .. xl(2.2) .. x2(0.2)" x3(3.3) 
+ 3" xl(3.3) .. x2(0.0)" x3(0.0) 
+ 1" xI(3,3) "' x2(3,3) " x3(3.3) 

+3 "xl(1,l) "x2(1.0" x3(1,I) 

+ 1 .. xl(O,O)" x2(0.0)" x3(L3) 
+ 3" xl(O.O)" x2(I.1) " x3(2.2) 

+2'" xt(3.3)" x2(3.3)" x3(QJ) 

+ 1 .. xl(3.3)" x2(1,1) " x3(I.1) 
+ 1 .. xI(O.l)" x2(3.3)" x3(2.3) 
+ 3" xl(O.O)" x2(0.0)" x3(3,3) 
+ 2" xl(2,2)" x2(0.0)" x3(0.1) 
+ 1 "xl(O,O)" x2(0.0)" x3(2.3) 
+ 1" xl(1,3) "x2(3,3) "x3(I.1) 
+ 1" x1(O.1) "x2(2.3) ·x3(3.3) 
+ 2" xl(O.O)" x2(1.I)" x3(1.2) 
+ 1 *xl(1.1) "x2(L3)" x3(3,3) 
+ 2" x1(2,2) " x2(2.2)" x3(2.3) 
+ 2" xl(1.2)" x2(0.0) OOx3(1,l) 
+ 1 "xl(2,2) ~ x2(3.3)" x3(0.2) 
+ 2" x1(O.O)" x2(2.2)" x3(0.1) 
+ 1 "x1(0.2)· x2(1 .1)" x3(0.0) 
+ 2" x1(3,3) .. x2(0.1)" x3(3.3) 
+ 1 .. x1(3.3)" x2(2.2)" x3(0.0) 
+ I· xl(1.1) "x2(2.3) "x3(2.2) 
+ 1 "xl0.1l "x2(O,2) " x3(0.0) 
+ 3" x1(22) .. x2(1.l)" x3(0.0) 

+3" x1(2.2)" x2(3.3)" x3(2,2) 

+ 3" xl(I,1) "x2(2,2)" x3(0.0) 
+ 3" xl{l.l)" x2(O,O)" x3(22) 
+ 1"xl(2,2) ":>1.2(2.2) * x3(1.I): 
Case: 1 User: 48 

Heur. (JQld(D&M) Perf: 32 








+ I ·xl(2.3)"')I](0.0)"'''''(2.3) 
+ I * xl(3.3) "'x2(1.3) "'x3(O,O) 
+ 1 * xl(3.3)*x2(O.Opx3(l,1) 
+ I ~ xl(O,1) -x2(2.2)* x3(2.3) 
+ I *x lO,l)-x2(0.I)*x3(3.3) 
+ l*xl(O,O)-x2(1.l)*x3(3.3) 
+ 1 *xl(2.2) * x1(1.3)" x3(O,O) 
+ 1 *xl(i,J)*x2(1.1)"'x3(2.2) 
+ 1 * xl(3,J) "'x1(3,3)" x3(22) 
+1*xl(U)*x2(3.3)" x3(O.O) 
+ 1 ~ xl(l,]) • x1(2,2)" x3(1,I): 
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C. HAMLET REPORT - SlMULA TED ANNEALI~G 
Simulated .mnealwg optimizatioo19 Iebruary 1994 

# mvk -HSA -E -0.01 mvUuJl_addcr 

Case: I User: 48 






+ 1 ¥ xl(3.3) * x2(OJ)" x3(3.3) 
+ I '" xl(3.3)" x2(0.2) *x3(2.2) 
+ 2· xl(O.I)" x2(0.0) *x3(22) 
+ 1 .. x1(2.3) * x2(3.3) *x3(0.0) 
+ I '" :<1(1.1)" x2(0.0) * x3(02) 
+ 2'" :<1(0.0) ,. x2(22) ,. x3(1.1) 
+ I '" :<1(2.3) • x2(1.2)· x3(2.2) 
+ I ... :<1(1.3) ,. x2(3.3) *x3(1.1) 
+ I ... :<1(2.3) '" x2(0) '" x3(3.3) 
+ 3'" xl(O.O) .. x2(I.I) .ox3(2.2) 
+ 3 '" x1(2,2) .. x2(2.2) '" ><3(3.3) 
+ 1 * x1(O.1) * x2(2.3) * x3(3,3) 
+ 3 * x1(3.3)" x2(0.0)· x3(0.0) 
+3" xI(2.2) ,. x2(0.0) *x3(1.1) 
+ 1 '" x1(O.O) " x2(2,3) '" x3(0.0) 
+ I '" x1(2.3) • :<2(2.3)" x3(1.1) 
+ 1 '" :<1(3.3) '" x2(2.3) * x3(O.0) 
+ 3 * x1(2.2) * x2(1J) * x3(0.0) 
+ 1 ... xI(O.1) * x2(3.3)" :<3(2.3) 
+ 2'" xl(O.O) '" :<2(3.3) ,. x3(0.0) 
+ 1 *:<1(3.3) '" x2(3.3) '" x3(3.3) 
+ 1 *x l(3.3)" x2(l.3) *x3(1.1) 

+3 " x1(1.1)· x2(2,2) * x3(O.0) 

+ 1 '" x1(1.1) • x2(2,3)" x3(2.3) 
+ 2 ~ x1(2.2) '" x2(0.0) .. x3(0.0) 
+ 2 ~ :<1(1.1) -* x2(U)" x3(0.1) 
+ 3 .. x1(O.O) ,. x2(0.0)" x3(3,3) 
+ 3 .. x1(2.2) .. x2(3.3) '" x3(2.2) 
+ 1 *x1(I.3)'" x2(I.1) *x3(3,3) 
+ I '" :<1(0,1) '" x2(0.1) ·dO.1) 
+ I .. xl(O.O) ,. x2(1.2) *x3(0.!) 
+ 1 '" xl(2.3) ,. x2(2.2) *x3(2.2): 
Case: 2 User: 17 

Hem:: SA Perf: 15 

4: 3: 
+ 1 * :<1(2,2) * x2(0,1)" d{2.3) 
+ I *:<1(1.1) * x2(2.2)*x3(1.1) 
+ 1 ., x1(0.2) '" x2(2.2)" x3(2.2) 
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MLN[MIZAnON 
+! "xI(3J) * x2(l.3) A x3(0.O) 
+! "xl(O,O) ·x2(1.3)~x3(3.3) 
+ I "~1(3J)*x2(0.3)"x3(1J) 
+ 1 .. ~1(2.2)" ~2(1,2) ~ ~3(0.1) 
+ 1" ~\(LJ)" JI.2(O.l) ~x3(3J) 
+ 1 • x\(2.2)" u(l.l) ~ x30 .1) 
+1 + x1(0.2) "'x2(3.3)*x3(l.2) 
+ 1 *xI(3.3) ~x2(3J) "x3(2.2)+, ~ x'(1.2) - x2(3.3) -x3(0.0) 
+ '''xl(I.1)''x2( ]. I)-x3(2.2) 
+ 1 *,,1(1.3) + JI.2(2,3)·x3(3.3) 
+ '*,,1(2,2) * JI.2(3.3)·x3(3.3): 
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D. SPICE FiLE - STEP UP GENERATOR 
*'" SPICE file created for circuit step_up2.gen 

~ ~Technology: SClllO.'l 

.MODEL nfet NMOS LEVEL=2 Plll=0.600000TOX=4.2100E·08 XJ=0.200Xl0U l1'(F.1 
+YrO=O.8673 DELTA=4.94SCE!-OOLD=3.S223E-07 KP=4.6728E-05 
+ UO=S69.7 [lEXP=1.7090E-OI UCRIT=S.93SOE+04RSH=1.909OE+O I 
+ GA1o.1MA",0.4655 NSUB=4.391OE+15 !'.1'S=I .980E+ll VMAX=5.75 10E+04 
+ LAMBDA=3.9720E-02 CGDO--4.3332E-1O CGS0=4.3332E-IO 
+ C"GB0=3.5977E-1O 0"'1 .0096£-04 MJ=0.81 19 OSW=4.6983E-10 

+MJSW=0.323 107 PB=:O.SIXXlOO 

* Weff '" WdraWD - Dclta_W 
* The suggested Delta....W is -9.0ISOE-08 
.MODEL pfet PMOS lE\'EL=2 Pill:=O.600000 TOX=4.2100E-08 XJ=0.2(X))()()U TPCr- -1 
+ vrO=-0.95~ DELTA=4.59S0E+OO LD=3.nooE-07 KP=1 .6454E-05 
+ C0=2OO.6 UEXP=2.669OE-01 UCRIT=7.926OE+04RSH=4.mOE+OI 
+ GAMMA=O.6561 NSUD=8.7250E+15 NFS=3.27E+ll VMAX=9.9990E+05 
+ LAMBDA=4.S950E-02 CGIXF4.5i69E-1O CGS0=4.5769E-I O 
+ CGB0=3.S123E-IO CI=3. 1469E-04 MJ-=O.5687 CISW=3 .l456E- \0 
+ MJSW- 0275802 PD=O.SOOXlO 
* Weff = WdraWD - Delta_ W 

.. The suggested Dclta_W is -224OOE-07 

.TRAJ.'< Ius lOOus 
Vdd lOS 
VDl lOO05 
Vgnd l 0500 
*Input: 

Vi 42 104 

Iin042PWL(OusOuA 100m; 1000A) 
VoutIOiOO 
MO 100 101 101 I pfet L=2.0U W=7.OU 

Mlloo 101 1021 pfetL=2.0UW=7.0U 

/1.12 100 102 \03 I pfet L=2.0U W=3.0U 

fvO 104 104 J05 Onfet L=2.0UW=6.OU 

/1.14 IOJ 104 lOS 0 nfet L=2.0U W=6.OU 

M'l 100 1031~ I pfetL=2.OUW=3.OU 

M6102102 105 Onfet 1..-3.0U W:6.0U 

M7 J03102 105 Onfetl.-=o2.0UW=3.0V 

MS 106 106 \07 Onfet I.-=o18.OUW=3.00 

M9 I06!03 10:5 Onfet t...<2.0U W=3.OU 

(ll 1070 I3F 




























... NODE: 0 = GND! 

u KODE 1 = Vdd! 
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E. SPICE F1LE - STEP DOWN GENERATOR 
** SPICE fIle created foccircui t step_dowul.gen 
** Tedwology: scmos 
.MODEL nfer NMOS LEVEL=2 PHI",O.6QO(XX) roX0z4.2 100E-08 XJ.. O.20C0XlU TPCFl 
+ VJ"(p.O.B673 DELTA=4.9450E-l-OO LD=3.5223H17 KP=4.672BE-OS 
+ UO=S69.7lJEXP=o1.7090E-0I UCRIT",S.93SOE+04 RSH"' l.~GtOI 
+ GAMMA=0.465S NSUB=4.3910E+lS h'FS= 1.9BOE+II VMAX=S.7SlOE+04 
+ LAMBDAz3.972OE-02 CGD0=4.3332E-IO CGS0=43332E-IO 
+ CGBCFo3.5977E-10 CJ=1.0096E-04 MJo=O.BI19 CJSW:4.6983E-IO 
+ MJSW=0323107 PB=0.800C01 
*Wcff '" WdraWll - Dclta_ W 
* The suggcsted Delta.... W is -9.Ql80E-08 
MODEL pfe! PMOS LEVEL",2 PID"{l.6QO(XX)1DX=4.2HXlE-08 XJ=0.200Cl00U "[PC'",,-I 
+ VTO=-O.9S06 DELTA=4.S950E-l-OO LD=3.7200E-Oi KP=1 .6454E-OS 
+ U~200.6 tJEXl';2.6690E-0i UCRIT=7.9260E+04RSH=>4.9920E+OI 
+ GA.MMA=<l.6561 NSUB=B.7250Et15 NFS=3.27Et11 VMAX=9.999OE+OS 
+ L~\1BDA0c4. S950E-02 CGD0=4.5769E·1O CGSO=4.S769E-lO 
+ CGB~3.8123E-10 0=3.1469E-04 ~U=0.S687 OSW..3.1456E-lO 
+ MJSW=O.27SB02 Pfl;0.8<XX)OO 
* Wcff= WdraWil-Delta_W 

~ The suggested Delta_W is -2.24OOE-07 

."fRAN Ills lOOIlS 








Vi 42 104 

Iin042 PWL(Ou~ OuA l OOus lOOJ.A) 

Voo1I0700 
** NODE: 2 '" &Tor 

MO 100 101 lOll pfet~2.0UW=7.0U 

MIIOO 101102 I pfet [;::2.0U W= 7.OU 

M2100 102103 1 pfet ~2.0U W=3.OU 

M3 104 104 lOS 0 nfet L=2.0U W=6.0U 

M4101 1041Q5 0 nfcIL=2.OU W=6 .OO 

M5 100 103 106 I pfet L-2.0U W=3.OU 

M6 102 102105 Onfct L=8.oo WO=7.0U 

M7 103 102 105 0 nfet [;::2.00 W=3 .0U 

MS lOO 106 107 I pfetL---9.0UW .. 3.0U 

.M9 106 103 lOS Onfetb2.0UW=3.0U 

(Il 107 0 llF 





"'~ NODE: 106=8_30_45# 
C21(l5068F 
*~ NODE: 105 = GND 
C3103033F 
"* NODE: 103=8221# 
C4104021F -­
''''' NODE: 104= SlU'in 
C5 102044F 
n NODE: 102=8 41 3111 
C6101041F - ­
*~ NODE: 101 = 8 8948# 
C/ IOO063F -­
.. KODE: 100 = Vdd 
... KODE; 0 = GND! 
··KODE: l =Vdd! 
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}<' . SPICE FILE - COLUM!\ OUTPUT GENERATOR 
"* SPICE file created for circuitcolumn--senl 
**Tecbnology: scmos 
.MODEL nfet NMOS LEVEL=2 PHI=O.600000 TOX=4.2100E·08 XJ=0.2!XXlOOU TPG=1 
+ vro-O.8673 DELTA=4.9450E+OOLD-3.5223E-07 ~.67UlE-Q5 
+ V0=0569.7 U.EXI'><1.7090E-OI UCRTI·=5.9350E+04RSH=L909OE+Ol 
+ GA.\.{MA:oO.4655 NSUB=4.3910E+15 NFS=t.980E+ll VMAX=5.75IOE+04 
+ LAMBDA=3.9720E-02 c.:GDO---4.3332E-1O CGS0----4.3332E-1O 
+ CGB0=35977E-1O O~I.0096E-04 MJ=O.8119 OSW=4.6983E-1O 
+ MJSW",0.323107 PB=O.S(){x)(x) 
*Weff '" Wdrawn· Dclta~W 
*The suggested Delta...W is -9.01SOE-08 
.MODEL pfet PMOS LEVEL=2 PHI=O.600000 TOX=4.2100E-OS XJ=O.2OCXlOOUTPG=-1 
+ vrO=-0.9506 DELTA=4.S950F.+OOI_D=3.7200E--07 KP=I.6454E-05 
+ U0=200.6 llEX:P=2.6690E-0i UCRIT;7_9260£+04 RSH=4.9920E+0I 
+ GAMMA-=O.6561 NSUB=S.7250£+ 15 NFS=3.27E+l I VMAX=9.9990E+{)S 
+ LAMBDA=4_S9S0E-02 CGIXft04.5769E·1O CGS0=4.5769E-1O 
+ c.:GBO=3.8123E-1O 0=3.1469E-04 MJ=0.5687 OSW=3.14S6E-1O 




"t-The suggestedDelta~W is -22400E-07 









Vi 42 104 

Iiu 0 42 PWL(lAls 0uA lOOus l00JA) 

Vout 107 0 0 
~IO 100 101 101 1 pfcl 0:2.0UW=7.0U 

M ll00 101 102 1 pfet 0:2.OU W=7.0V 

M2 100 102 103 1 pfe! '-"'2.0U W=3.0U 

M3 104 104 105 0 nfet '-"'2.00 W=6.0U 

M4 101 104 105 onfet L-2.0U W=6.0U 

l-.L-'i 100 103 106 I pfctL=<2.oo W" 3.0U 

\16102102 105 OnfelL=6.0UW..3.0U 

1m 103102105 OnfelL=2.0U W"3.0U 

M8100 106 107 1pfet L-7,OUW-3.0U 

M9106103 105 Onf~Ilr-2.0U W=3.0U 










UKODE: 106 = 8_30_4SF 
C21OS07SF 




u NODE: 104 = COL_GENiII 
C5 102043F 
n NODE: 102 = 8_45J311 
C6 101 041F 
~ . KODE: 101 = 8_89_4811 
C7 1000 67F 
u NODE: 100 =Vdd 
•• NODE: I = Vdd! 
~. NODE: 0 =Gh"D! 
" 

G. SPICE FILE - TERM 3*X(2,2)Y(3,3)C(2,2) 
** SPICE me created for circuit lellll_3X2_2YL3C2_2 
** Technology: scmos 
MODEL nfel NMOS LEVEL=2 PlU=O.600000TOX=42100E-08 X1=O.2001XXlU TPG=:I 
+ vrO=O.8673 DELTA=4.945lJE.+.OOLJ::)o,3.5223F.~07KP=4.6728E-05 
+ U0-569.7 U~1.7090E·0l UCRIr=5.9350E+04 RSH=1.9O'XIE+UI 
+ GAMMA=O.4655 NSUB=4.39l()EtI5 NFS=1.980Etll YMAX=5.751OE+04 
+ LAMBDA=3.9720E·02 CGr>0=4.3332E·lOCGS0=4.3332E·1O 
+ CGB0-3.5977E·1O 0=1.0096&04 MI=Q.81 19 OSW-4.6983E·1O 




* Thc ruggested Delta_ W-is -9.0 ISOO-08 
.MODEL pIet PMOS ll"'VEL=2 PlD=O.600000 ·roX=4.2HlOE·08 X1=O.2COOOOU 11'G=-1 
+ VfO=-O.95()'j DELTA=04.5950E+OO LD=3.7200E..Q7 KP=1.6454E-05 
+ UO=2ex).6 UEXl'=2.6690E-0l UCRU=7.9260E+04RSIl.-4.9920E+OI 
+ GAMMAzQ.6561 NSUB;8.7250E+ 15 ~3.27E+11 VMAX0=9.9990E+05 
+ LAMBDA=4.5950E-02 CGOO---4.5769E·1O CGS0=4.5769E-IO 
+ CGB0-3.8123E-1O 0 =3.1469E-04 MI=O.5687 05W=3.1456E-1O 
+ MJSW=0.275802 PB=0.800000 

... Weff = Wdrawu - DeIUL W 

"The ruggesltd Della....W is ·21A00E-07 

.TRA."Ilus lOOus 







Vix 40 100 









line 042 PWL(Ous 0uA lOOus lOOuA) 

'" COhUDD Cieueral<r OutpUt Kooe for this tcllll· 
Vout 12800 
MO 100 lOi 102 1 pfet 1...=2.0UW=7.0U 

Mlloo 102103 1 pfeI1...=2.0UW=3.OU 

M2 lex) 1031041 pfetL=2.0UW=3.0U 

~13102102 105 OnfetL=3.cRJW=6.0U 

M4 103 102 105 0 met L=2.0U W=3.0U 

:M5 100 104106 1 pfetL=9.00 W=3.OU 

M6104 103 105 Oofet 1...=2.0U W- 3.0U 

M7 100 101\01 1 pfetL=2.OU W=7.OU 





11.19100 107 108 I pfet L=2.0U W,,3.0U 
11.110 109 109 105 o nfel L=2.0U W=6.!XJ 
MJlIOlI09I050nfet~2.OUW"6.!XJ 
11.112100 108110 I pfelL=2.0U W,,3.0U 
11.113 107 107 1050welL=3.0U W=9.OU 
MI4 108 107 105 OnfelL=2.0U W=3.0U 
11.115110 110 1060nfetL=18.0UWs3.0U 
MI6110 108 105 0 nfel L:2.0U W=3.OU 
11.1 17 100 IIII11 I pfclL:2.0UW=7.0U 
MI8 100 III 1121 pfe! L=2.0U W=7.OU 
M19100 112113 1 pfclL=2.0UW=3.OU 
M20 114 114 105 0 nfel L:2.0lJ W=6.OU 
M21 III 114105 OwetL:2.0lJW=6.OU 
M22100 1131151 pfelL:2.0UW=3.0U 
M23112JI21050nfelL=3.0UW=9.OU 
M24 113 112 105 0 nfel L=2.0lJ W=3.OU 
M25 100 115 1061 pfelL=9.0lJ W,,3.OU 
M26 115 113 lOS 0 nfel L=2.0U W=3.OU 
M27 100 116117 1 pfetL=2.0UW,,7.(MJ 
M28100 117 ll81 pfelL=2.0U W=3.OU 
M29100 118 119 I pfelL=2.0tJ W.J.OU 
MJO 117117 lOS onfelL=3.0U W=6.OU 
MJI1181171OS0nfelL=2.OI.J W=3.OU 
MJ2 100 119 106 I pfet L=9.0U W=3.OI.J 
M33 119 118 J05 onfet L=2.0U W=3.OU 
MJ4 100 116 116 I pfelL=2.0U W=7.0U 
MJ5 100 116120 I pfelL-2.0UW=7.OU 
MJ6 100 120 121 I pfet L:2.0U W=3.OU 
M37 122 IZl lOS 0 nfel 1..=2.OU W=6.OU 
MJ8 116 lZ2 105 0 nfel L=2.0U W=6.OU 
MJ9100 1211231 pfelL=2.0U W=3.OU 
11.140 120 120 lOS 0 nfet 1..s3.0U W:09.OU 
11.141121120 105 onfelL=2.0UW=3.00 
M421231231060nfelL=18.OI.J W=3.OU 
M43loo 1241241 pfelL=2.0UW=7.OU 
M44 100 124 125 I pfel 1..-2.0U W"7.OU 
M45 123 121 lOS 0 nfel L-2.0U W=3.OU 
M46loo 1251261 pfetL=2.0lJ W=3.(l) 
M47 106 106 105 o nfel L=2.0U W:6.OU 
11.148 124 106 lOS 0 nfel L=2.0U W=6.OU 
11.149100 126127 I pfetL=2.0UW=3.OU 
MSO 125 125 105 Onfel 1..=6.0U W=3.0lJ 
MSI126125 1050nfeILz2.0lJ W"3.(l) 
MS2 100 127 128 I ptel L=6.OI.J W=7.OU 
MS3 127 126105 OnfelL=2.OUW· 3.OU 
M54 128 128 105 I pfetL=2.0UW=3.OU 
OJ 128023F 








u NODE: 126 = 8_310_485# 

o 125043F 
.. NODE 125 = 8 264 487# 
C412404IF - ­
"NODE: 124=8 220417# 
CSl23047F - ­
**NODE: 123=8134 449it 
C6 121 033F - ­
"NODE: 121 =8 106 425# 
C7 122021F - ­
h NODE: 122 = Cia 
CSI20048F 










.. NODE: 1I5 = 8_134_215# 
CI41J3033F 








*" NODE: 110= 8_13437# 
CI91OS033F 
·"NODE 108=8106 73# 
C20 109021F - ­
** NODE: 109 = Xin 
01107048F 
u NODE 107 = 8..58_79# 
O2I060107F 
u NODE: 106 '" COL_GENin 
en lOS 0 392F 
.. NODE: lOS = G!>.'D 
C24 1040 30F 
**NODE: 104=8134 22# 
C25103033F - ­






H NODE: 101 8_16~;'t 

08 100 U3591-' 

h NODE: 100= Vdd 

*'NODE: 1 "Vdd' 
*~ NODE: 0"' Gl\TJI 
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H. SPICE FILE· CURRENT MIRROR 
U SPICE me created for circuit mirror 

u T~chDology: scmos 

.MODEL niet NMOS IEVEL=2 PHl==O.6OCXXK:l TOX=4.2100E·08 XJ:O.200Xl0U 1l'G=1 
+ VT():O.8673 DELTA=4.94S!EtOO LD=3.S223E·07 KP-4.6728E-05 
+ UO=S69.7lJF..XP:1.7090E·Ol UCRIT:5.93S0E+04RSH==I.9090E+OL 
+GAMMA=O.465S NSUB=1.39U)E+1S NFS=J.980E+ll VMAX==S.7SI0E+04 
+LAMBDA=3.9720E·02 CGD0=4.3332E·lOCGS0=4.3332E-1O 
+ CGB0=3.S977E·1O 0==1.0096E-04 MJ=O.8119 OSW=4.6983E·1O 
+ MJSW:0.323107 PB==0.8001XX) 
~ Wcff == Wdrawn· Delta_ W 
~ The suggested Delta .. W i~ -9.0180E-08 
.MODEL pfe! PMOS LEVEL=2 PID=O.6(XXX)) TOX=1.2100E-08 XJ=0.200Xl0U TPG=--l 
+ VfO=-0.9S06 DELTA~.59SOE+OO LD=3.7200E-07 KP=1.64S4E-OS 
+ U0==200.6 U£Xl'o::2.6690E-01 Urnrr=-7.926OE+04RSH=1.9920E+Ol 
+ GA.\1MA=O.6561 NSUB:8.7250E+lS NFS:3.27E+JI VMAX:9.9990E+05 
+ LAMBDA:4.S9SOE-02 CGOO--4.5769E-lOCGSO=1.5769E·1O 
+ CGB0=3.8123E-1O 0 .. 3.1469E-04 MJ=05687 OSW.. 3. 14S6E-1O 
+ MJSW=0275802 PB=O.8OO.UJ 
* Weff=Wdrawn-Deba_W 









Vi 42 1160 

lin 042 PWL(fuA Ou.~ ISOuA ISwS) 

** NODE: 0 == GND 

u :-<ODE: 1== Vdd 

•• NODE: 2 == Error 

MO 100 1011021 pfctl.;:2.0UW=7.0U 
Ml100 1011031 pfetL:2.0UW"7.0U 

M21UO 104 104 I pfetl.;:2.01l W:7.0U 

M3100 105 105 1 pfel L=2.0UW==7.0U 

M4100 106 106 I pfetL=2.0U \V_7.0U 

M5lOi 107 0 OIlfetL=2.OUW=6.0U 

M6 1M 107 0 0 nfet 1;o2.0U W=6.0U 

M7100 1011(1) IpfclL=2.OUW==7.0U 

MR 110 IlOOOIlfeI L=2.0UW=6.OU 

M910S 11000nfet L=2.0UW"'6.0U 

MIO III III 00 nfet Lz2.OU W=6.OU 

Mil H16ll1 00nfetL=2.(RJW=6.OU 
MI2 100 1121121 pfetL=2.OUW .. 7.OU 
MI3100 101101 I pfetL=2.0U W=7.0U 
MI4 100 1011131 pfetL=2.OUW=7.0U 
MIS 100 1141141 pfctL=2.0U W=7.0U 
MI6 lIS lIS OOnfel L=2.oo W=6.01J 
\117 112 lIS 00 nfel L=2.oo W=6.0U 
\118 116 11600 niet ["'2.mJ W=6.0U 
MI910111600nfetL=2.OUW=6.0U 
M20 117 117 00nfetL=2.OU W=6.0U 
M2 1 114 117 OOnfel L=2.OU W=6.0U 
M22 100 101 118 I pfctL=3.OU W=12.0U 
M23 100101 119 I pfetI......2.0U W=7.0U 
M24100 120 120 1 pfetL=2.0U W=7. OU 
M2s 100 121 121 I pfet L=2.0U W=7.OO 
M26100 122122 I pfetL=2.0U W=7.0U 
M27 123 123 00nfetL=2.OUW~.OU 
M28 120 123 00 nfet L=2.oo W=6.0U 
M29 124 124 0 0 nfet L=2.oo W=6.0U 
M30 121 124 0 0 niet L=2.OU W=6.0U 
M31 100 101 J2s 1 pfetL=2.0U W=7.0U 
M32126 126 00nfetL=2.0U W=6.0U 
M33 122 126 0 0 nfet L=2.oo W=6.0U 
M34100 101 127 I pfctL=2.0U W=7.0U 
v8 127 1230 
v711S 1070 
v6 119 1240 
vs 118 1260 
v4 1J3lls0 
v3HJ91J70 





** NODE: 100 = Vdd 
C2002s9F 
uKODE:O .. G:-ID 
C3 1250 16F 
**!"ODE; 125 = ou17 
C4126021F 
" -NODE: 126= inS 
C5 124 0 21F 
**NODE: 114=in6 
C6122039F 
u KODE: 122 = 8_142_169# 
o 123021F 
u NODE: J23 = in8 
63 
C8 121 039F 
uNODE: 12 1 =8_304_143# 
C9120039F 
** NODE: 120=8_231_133# 










CIS 116021F - ­




**NODE: 112=8 302 16# 







**NODE: 107 .. in7 
C22106039F 
**NODE: 106=8306 138# 
C23IOS 039F - ­
**NODE: IOS~8 166 138# 
C24104 039F - ­
** NODE: 104 = 8_207_144# 
C25 1030 16F 
uNODE: 103=0012 
C26 1020 16F 
**NODE:I02=OUII 
C27JOI O I13F 
** NODE: 101'" 8_89_48# 
** NODE: 1 = Vdd! 
u NODE: 0 '" G!\'D! 
64 
SPICE INPUT FlLE - MODULO 4 ADDER DESIGN 
** SPICE file created for drewt Modulo Four Adder Cell 
n Technology: scmos 
*~1.'iPUT HEADER FIlE R)R SPICE MODEL 
·UAlL REFEREKCIill TESTS O~ THE MOD 4 ADDER DESIGN 
**UfILIZED TInS SPICE HEADER FlIETO GENF.RATETHE 
**DESIRED INPur WAVEFORMS AND OTHffi VARlOVS SIG.NALS 
HMODa PARAMEIERS PROVIDED BY ORBIT R)R 
HA TYPICAL N-WELL PROCESS 
MODEL ruct NMOS LEVfJ,=2 PHJ=O.6OOOXl TOX=4.2100E-08 XJ"'O.2IDlOOU TPG=J 
+ VI"O=O.8673 DELTA=4.94SOE+OO L0=3.5223E-07 KP=4.6728E-O~ 
+ U(F569.7 ~1.7090E-0l UCRIT=5.9350E+04 RSn",J.9090E+Ol 
+ GAMMA=O.4655 NSUB=4.39LOE+15 ~"'FS= 1.980E+ J 1 VMAX=5 .75 10E+Q4 
+ L>\MBDA",3.972OE-02 CG[X)=4.3332E-LO CGS0=4.3332E- J0 
+ CGBO=3.5977E-JO 0=1 .0096E-04 MJ..Q.8 11 9 05W=4.6983E-l0 
+ MlSW=0.323107 PB=O.8COOOO 
-" Weft = Wdrawn - Deha_ W 
• The suggested Delta....\\' is -9.0l8OE-08 
.MODEL pfe! PMOS IEVEl.r=2 rHJ;().ro:xxxJ TOX=4.2100E-08 XJ..Q.2oo::xxlU TPG=-J 
+VfO=-O.9500 DFLTA=4.5950E.;.OO 1.D=-3.7200E-07 KP=i.6454E-05 
+ UO=200.6 VEXP=2.669OE-OJ UOUl"=/.926OE+04 RSH=4.9920E+Ol 
+GAMMAzO.6561 !'i5UB=8.7250E+15 l\'FS=3.27Et l J \'ro.IAX0:9.9990EttJ.5 
+ LAMBDA=4.5950E-02 CGOO--4.5769E-LO CGS0=4.5769E-IO 
+ CGR0=3.S123E-1O 0,,3.1469E-Q4 }"U=().5687 CJ5W=3.1456E-IO 
+ }..USW=O.275802 PB=O.800XKl 
* Weff=Wdrawn - Delta_W 
'* The suggested DelU!_ W is -2.24OOE-07 




*Powcr and ground to the chip: 
*COIlIlOCtVDDtoPLA: 
Vvdd-p1a [ 1 1120 
Vvdd_pIa21Ioo0 
Vvdd_pla3 I 8640 
Vvdd_pla4 I 2960 
*connect GND to PLA: 
VgnlLp[al 0 119 0 
Vgn<Lpla2 0 105 0 
VgII1LpIa3 0 857 0 
*=tVDD to PAD ring" 
Vvdd_pads 1 13890 
'"connect GND to PAD ring: 
Y~;;f::;:*~;~;~*~***********************.*****", 
"'1bese dummy sources are required in 
~ordcr to generate and measure input





Vsum 155 3000 0 
Rload_sum 3000 0 IK 
Vey 858400.)0 
R1oalU:y 4000 0 lK 
*FUNt."TIONAL TESTING 
*1bese 3200us pulse trains ~rate all 
"possible combinations of inpul~: 
*IXI 042 l'ULSE(CbA40uA50usIw;lus50us2OOus) 
*IX2 042 PUl.SE(CbA 8CbA 100u.~ Ius Ius "iOns 200u..~) 
*00 042 PULSE(OuA 120uA ISUus Ius Ius 50us200us) 
"IYI043 PULSE(0uA4OuA200us Ius lus200us800us) 
*IY2 043 I'ULSE(OuA 80uA 400us Ius Ius 200ns 800us) 
*IY3043 PULSE(0uA12OuA6OOuslw;1w;2OOus8(X)us) 
66 
*ICI 044 PULSE(0uA4OuASOOus Ius lu_, sm.s 32C()us) 

*ICl 044 PCLSE(OuA SOIlA 16COus Ius Ius SOOW> 32OOus) 

*IC3 044 PULSE(OuA 120uA 2400us Ius Ius SOOus 3200us) 





*00 load - all inpul\ al logic 0: 





~Iyi n 0 43 0uA 

*Icin 0440uA 
"full load -all inpul.'; at logic 3 ' 
*Vdd 1 OS 
*Ixin042 120uA 
*lyin 0 43 120uA 
*kin 044J20uA 
"TRANSIENT A..,~ALYSrS 
*sum Olltputfrom Oto logic 3: 

*Ixin 042 PULSE(OuA l20uA SOns .Ins . lnsSOOns l OOOns) 

*Iyin 043 0uA 

*kin 044 0uA 

"carry out from {) to logic l ' 

lxin042 PULSE(OuA 80uA sOns . lns . lns sOOns lOOOn.~) 








.1 , MACa e LA YOUTS 
Flguce A.l : Step Up Generator Cell 

Fig ure A.1: Step Down G~ne~a tor Cell 

Figure A.3: COiU!llll Output GellermorCe!l 

Figure A.4 : Term Y X(l ,::!)Y0 ,3)C(2,2) 

FIgure AS Curren! Mirror 

Figure A.6; HAMLET Design Modulo 4 Adder 

Figure A.7: Current-Inp ut COlllplelll~llla,y Transmission Gatt 

f igure A.S: Aitern,ue Dc~ign Modulo 4 Adder 

Figurl! A.9 : Fabricat ion Layout Alternate Design Adder 

K. SCOPE PHOTOGRAPHS· TRANSIENT ANALYSIS 
FigureAlO: TfSwn 3->{) 
FigureA Il: TrSum 0->3 
Figure A.12: Tpdf Sum 3->0 




II : , jp."'--­.r~ : 
1V 0.1.­5d..v' 
Figure A.1 3: Tpdr Sum 0->3 
78 
Figure A14: TrCarry Out 1->0 




FigureA. 16: Tpdf Carry Out 1->0 
Figure: A.17: Tpdr Carry Out 0->1 
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L. TRANSIENT ANAl. YSIS SCOI'E I'LOT · MOD ULO ~ ADDER CELL 
Figure A . 18: SUll! 0->3 Power Transients 

M. FABRICATIO~ PHOTOGRA PH 
Figure A.J9: Die Photo Modulo 4 Adder Cell 
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